10 results
Develop fast, scalable quantum error correction for fault-tolerant quantum computers. Research spans error-correction codes, algorithms, parallel processing, dedicated hardware, FPGA implementation and quantum-error simulation.
Develop computing hardware, architectures or software for AI and high-performance scientific computation. Research can address model execution, compilers and specialised computational devices.
Provide specialist technical support for superconducting quantum-electronics research. Senior and technical-staff appointments support the laboratory's quantum-computing experiments and hardware development.
Conduct research on superconducting quantum circuits and quantum-computing hardware. Appointments span postdoctoral and research-scientist levels according to experience and research achievements.
Develop GPU benchmarking and supporting computing infrastructure for high-energy physics. The work helps compare heterogeneous hardware used by the Worldwide LHC Computing Grid.
Design a radiation-tolerant microcontroller for future detectors and accelerators. The project uses a RISC-V processor architecture within CERN's SOCRATES electronics-development framework.
Build and investigate networks connecting superconducting quantum processors. The doctoral work uses superconducting circuits and cryogenic systems to explore quantum communication and distributed quantum operations.
Develop embedded hardware and software for intelligent sensors and edge AI. Work spans FPGA and HDL design, board layout and commissioning, sensor interfaces, real-time processing and deployment of models on resource-constrained systems.
Design robotic electronics from requirements and schematics through board commissioning and diagnostics. Work includes embedded firmware, sensor and actuator interfaces, power and timing constraints, and collaboration with mechanical and software engineers.
Research scalable storage and memory architectures at ORNL’s National Center for Computational Sciences. Projects include telemetry-driven optimisation, DDR and high-bandwidth memory trade-offs, I/O performance analysis and composable storage for scientific AI and edge-to-HPC workflows. The researcher collaborates with internal and external teams and…
End of results.